Tutor

Du Li, Associate Professor, PhD Supervisor

In 2011, he graduated from the School of Information Science and Engineering, Southeast University, and in 2016, he graduated from the University of California, Los Angeles (UCLA). During his Ph.D. study period, Dr. Du Li worked full-time as a senior engineer in the Hybrid Chip Department of Qualcomm Corporation, engaged in analog circuit design. Many of the analog chips he designed were used in Qualcomm Snapdragon series products. Later, as the founder of the hardware department, he was engaged in the design of artificial intelligence chips and optical communication analog front-end chips in Kneron Inc and Xinyun Technology Co., Ltd. in the United States, and led the design of the first Kneron on-end artificial intelligence processing chip. And 100G silicon photonic driver and clock recovery chip, accumulated more than 6 years of industrial work experience in the field of integrated circuit design. He has published 21 papers in IEEE authoritative journals and top industry conferences, and applied for a total of 12 US patents. At this stage, he is mainly engaged in scientific research in the direction of intelligent sensor circuits and systems.


https://webplus.nju.edu.cn/_upload/article/images/b4/d7/9cc5dd4e4cb78d61e99da1225b4e/1617263a-3851-4aae-b5ee-09e6c1668fbc.jpg

Du Yuan, Associate Professor, PhD Supervisor

In 2009, he graduated from the Wu Jianxiong College (intensive class) of Southeast University with a bachelor's degree in information engineering, a master's degree in 2012, and a Ph.D. degree from the University of California, Los Angeles (UCLA) in 2016. During his Ph.D. Professor M.C. Frank Chang is engaged in the design of high-speed interconnection, radio frequency, and terahertz integrated circuits. He has undertaken a number of research projects funded by authoritative institutions in the United States and won the Broadcom Young Scholar Fund. After graduation, as a core member of the founding team of Kneron, he led the team to complete the mass production of the industry's first artificial intelligence chips for smart home and Internet of Things applications. Dr. Du Yuan has published more than 30 papers in IEEE authoritative journals and top industry conferences, including 3 JSSC papers, 2 ISSCC papers, 2 VLSI papers, and 11 authorized US patents. At this stage, he is mainly engaged in high-speed chip interconnection and intelligent computing. scientific research.


Joint Tutor

Zhang shanghang

  Ms. Shanghang Zhang is a tenured assistant professor (researcher and doctoral supervisor) in the School of Computer Science of Peking University. He graduated from Carnegie Mellon University with a Ph.D. in 2018, and then joined Berkeley AI Research Lab (BAIR) & Berkeley Deep Drive ( BDD) for postdoctoral research. His research direction is generalization of machine learning theories and systems in open environments, and he has extensive research experience in computer vision and brain-like computing. She has published more than 40 papers in top AI journals and conferences, and applied for 5 US and Chinese patents. Won the best paper award of AAAI'2021, the world's top artificial intelligence conference. The work was ranked first in Trending Research, the world's largest academic source code repository, and was reported and promoted by more than ten media. The open source code was accessed more than 70,000 times and more than 2,200 times. Times Star. As the editor and author, the English book Deep Reinforcement Learning was published by Springer Nature. So far, the electronic version has been downloaded more than 99,000 times around the world. Google Scholar has 2292 citations, h-index 18, i10-index 26. In 2018, he was selected as EECS Rising Star in the United States, and was nominated for Adobe Academic Cooperation Fund and Qualcomm Innovation Award. Won the first place in the Human Brain Multimodal Computing Model Response Prediction Competition jointly initiated by the Department of Basic Research of the U.S. Department of Defense and the MIT-IBM Watson Artificial Intelligence Laboratory, and won the third place in the NeurIPS 2021 Visual Domain Adaptation Challenge . She has held workshops at the top international conferences NeurIPS and ICML as the main organizer for many times, served as a reviewer or program committee member of top international journals and conferences, and served as the senior program committee member of AAAI 2022.


Chen Xiaoliang

In 2007, he graduated from Tsinghua University, majoring in electronic science and technology. In 2010, he graduated from Peking University with a master's degree in computer system architecture. His main research directions are video codec chips and graphics acceleration engine design research. In 2020, he graduated from the University of California, IrvineDuring the Ph.D. period, the main research directions were approximate computing and artificial intelligence accelerator design.In 2010, he worked as a circuit engineer in Beijing Lianfa Pulse, engaged in SoC chip integration and measurable design.Since 2013, he has worked as a senior engineer in Broadcom Corporation, engaged in digital-analog hybrid circuit design and process automation.Dr. Chen Xiaoliang has published many papers in IEEE authoritative journals such as TCAD and conferences such as ICCD. At this stage, he is mainly engaged in the research of artificial intelligence chip design and circuit design automation.


Zhao Yan 

 From 1995 to 2002, he studied for a bachelor's degree in electronic engineering and a master's degree in electromagnetic fields and microwaves in the Department of Electronic Engineering, Northwestern Polytechnical University. From 2002 to 2005, he worked in the design of millimeter-wave communication systems and mobile phone RF front-end products at ZTE Xi'an Research Institute. From 2005 to 2005 In 2009, he studied for a doctoral degree in ultra-high-speed integrated circuits in the Department of Radio, Southeast University, Nanjing. From 2009 to 2013, he worked as a postdoctoral researcher on terahertz integrated circuits at Wuppertal University in Germany. The engineer is engaged in the research of terahertz integrated circuits. In 2016, he co-founded Egote LLC in Los Angeles, USA. In 2020, he founded Taijing Technology (Nanjing) Co., Ltd. (www.terapark.com), focusing on CMOS terahertz chips and related modules. and equipment research and development, covering frequencies from 100GHz to 1THz; senior member of IEEE; published 7 papers in International Solid State Circuits Conference (ISSCC), 4 papers in International Journal of Solid State Circuits (JSSC), Applied Physics Letter He has published 1 paper in 2019, and more than 40 other top conference journals at home and abroad; he has won the ISSCC European Outstanding Paper Award, the highest international conference in the field of integrated circuits, and the Outstanding Paper Award of the European Advanced Conference in the Field of Antennas; Reviewer for many international core journals people.